



COPY OF PAPERS
ORIGINALLY FILED

2102

2829

J/PN
3-5-02

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231

By: M.P.

Date: 1/15/01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

RECEIVED

FEB 05 2002

Technology Center 2100

Applicant : Rainald Sander

Applic. No. : 09/943,589

Filed : August 30, 2001

Title : Circuit Arrangement to Determine the Current
in a Load Transistor

P R E L I M I N A R Y A M E N D M E N T

Hon. Commissioner of Patents and Trademarks,
Washington, D. C. 20231

Sir :

Preliminary to Examination, kindly amend the above-identified application as follows:

In the Translated Specification:

Page 1, line 3, delete the paragraph reading, "Description".

Page 1, lines 5-6, replace the paragraph reading, "Circuit arrangement for detecting the current in a load transistor"
with:

RECEIVED
FEB -7 2002
TECHNOLOGY CENTER 2800